| London Jobs |
| Manchester Jobs |
| Liverpool Jobs |
| Nottingham Jobs |
| Birmingham Jobs |
| Cambridge Jobs |
| Glasgow Jobs |
| Bristol Jobs |
| Wales Jobs |
| London Jobs |
| Manchester Jobs |
| Liverpool Jobs |
| Nottingham Jobs |
| Birmingham Jobs |
| Cambridge Jobs |
| Glasgow Jobs |
| Bristol Jobs |
| Wales Jobs |
| Oil & Gas Jobs |
| Banking Jobs |
| Construction Jobs |
| Top Management Jobs |
| IT - Software Jobs |
| Medical Healthcare Jobs |
| Purchase / Logistics Jobs |
| Sales |
| Ajax Jobs |
| Designing Jobs |
| ASP .NET Jobs |
| Java Jobs |
| MySQL Jobs |
| Sap hr Jobs |
| Software Testing Jobs |
| Html Jobs |
| Job Location | Edinburgh |
| Education | Not Mentioned |
| Salary | 50,000 - 75,000 per annum |
| Industry | Not Mentioned |
| Functional Area | Not Mentioned |
| Job Type | Permanent, full-time |
Verilog, python, ARM CortexMEnigma People Solutions is recruiting a Digital IC Design Engineer for one of our most outstanding clients that is an international designer of mixed signal semiconductor solutions with a growing design presence in Edinburgh.Our clients design team develops custom automotive centric ICs using ARM Cortex-M based microcontrollers and integrate Analog and mixed signal, RF and Power Management IPs bringing a complete solution to an international customer base. You will join a smallteam of highly competent engineers that are creating brand new designs in the field of wireless and USB power delivery, sensing systems and connectivity within the car.Experience: senior (5+ years of experience)Location: Edinburgh, ScotlandJob Type: Full-time positionJob Responsibilities:Work with the System team to define IP specification.Write RTL to implement digital IP based on a design specification.Write an implementation document of the digital IP.Develop block level test bench, test cases to check basic functionality of the design.Work in integration of digital IP at the chip level.Run RTL and gate level functional verification, debug failures, manage bug tracking, and analyze and close coverage.Work with FW engineer for the integration of the digital IP functionality at the system level in the application.Support application engineer in the debug of the digital IP on the silicon.Requirements:5+ years of experience post graduationFluency with system verilog codingunderstanding of lint, synthesis, DFT and STA and ability to analyse the reportsRTL and gate level simulation using system verilog/UVM environmentunderstanding and use of AMBA bus protocolspost silicon bringup/debug experiencescripting language ruby, python, pearluse of revision controlDesirable:ARM CortexM subsystemDSP implementationMatlab/Python modelling experience